| List of Figures |
| 1.1. |
Monthly U.S. housing starts. |
| 2.1. |
Number of K&S copper kits installed (2005 2010). |
| 2.2. |
Factors affecting copper wire reliability in HAST. |
| 2.3. |
Biased/unbiased HAST and PCT for different mold compounds. |
| 2.4. |
Wire bonding capillary. |
| 2.5. |
Light matte finish on Adamant capillary, compared to competitor. |
| 2.6. |
Wear and debris on Adamant capillary after two million bonds. |
| 2.7. |
CuPRAplus™ capillary to reduce wire slippage. |
| 2.8. |
Process window for CuPRAplus™ capillary. |
| 2.9. |
Granular surface of the CuPRA3G™ capillary. |
| 2.10. |
CuPRA3G™ lifetime for a 33µm bare copper wire. |
| 2.11. |
Copper wire bonds with standard capillary vs. SPT's SU capillary. |
| 2.12. |
Pull test results with SU capillary compared to other finishes. |
| 2.13. |
Reduced defects with SU capillary compared to other finishes. |
| 2.14. |
Design features of TOTO's copper wire bonding capillary. |
| 2.15. |
TOTO's matte tip surface for copper wire. |
| 2.16. |
K&S ProCu first bond process. |
| 2.17. |
Second bond window with bare and PCC wire. |
| 2.18. |
Bonding process window with bare and PCC wire. |
| 3.1. |
Wide I/O package solutions. |
| 3.2. |
Micron's stacked memory structure. |
| 3.3. |
Proposed standards for 3D design flow. |
| 3.4. |
Non-contact scanning concept. |
| 3.5. |
Xilinx silicon interposer structure. |
| 3.6. |
IBM's silicon interposer. |
| 3.7. |
ICC's process flow. |