| List of Tables |
| 1.1. |
Average QFP Assembly Prices (1 million/month) |
| 1.2. |
Average Wire Bond PBGA Assembly Prices (1 million/month) |
| 1.3. |
Average Flip Chip PBGA Assembly Prices |
| 1.4. |
Average Laminate CSP Assembly Prices |
| 1.5. |
Average Wire Bond Lead Frame CSP Assembly Prices |
| 2.1. |
Japan’s Solder Bump Trends |
| 2.2. |
Japan’s Environmentally Friendly Material Trends |
| 2.3. |
Highest Volume Flip Chip Substrate Finishes at Selected Suppliers |
| 2.4. |
Selected Laminate Flip Chip Substrate Suppliers |
| 2.5. |
ASE’s Substrate Capacity Plan |
| 2.6. |
Design Rules for ASE’s Flip Chip Substrates |
| 2.7. |
Design Rules for Daisho Denshi’s High-End Flip Chip Substrates |
| 2.8. |
Design Rules for EI’s High Performance Flip Chip Substrates |
| 2.9. |
Fujitsu Interconnect Technologies’ Flip Chip Substrates |
| 2.10. |
Design Rules for Fujitsu’s Flip Chip Substrates |
| 2.11. |
Design Rules for Ibiden’s Flip Chip Substrates |
| 2.12. |
Design Rules for JCI’s Flip Chip Substrates |
| 2.13. |
Design Rules for Kinsus’ High-end Flip Chip Substrates |
| 2.14. |
Design Rules for Kyocera’s Flip Chip Substrates |
| 2.15. |
Design Rules for Mitsui Chemicals’ Flip Chip Substrates |
| 2.16. |
Design Rules for TNCSi’s Flip Chip Substrates |
| 2.17. |
Design Rules for Nan Ya PCB’s Flip Chip Substrates |
| 2.18. |
Design Rules for NTK’s Laminate Flip Chip Substrates |
| 2.19. |
Design Rules for PPT’s Flip Chip Substrates |
| 2.20. |
Design Rules for Shinko’s Flip Chip Substrates |
| 2.21. |
Design Rules for 3M’s Flip Chip Substrates |
| 2.22. |
Design Rules for UniMicron’s High-end Flip Chip Substrates |
| 3.1. |
Flip Chip Substrate Surface Finishes |
| 3.2. |
LSI Logic’s Evaluation of Underfill Materials |
| 3.3. |
LSI Logic’s Flip Chip Package Features |
| 3.4. |
Package Characteristics in Sun’s Solder Joint Integrity Study |