

Trends in Advanced Packaging

E. Jan Vardaman
President


TechSearch International, Inc.

www.techsearchinc.com

Advanced Packaging Market: Remains Positive

- **Advanced Packaging includes BGAs, CSPs, flip chip, and wafer level packages (WLPs)**
- **Still shows growth, despite the global recession**
- **Accounted for 30% of the 162 billion integrated circuits shipped in 2008**
- **Projected to account for 44% of the 205 billion IC market projected by IC Insights in 2012**
- **Despite cuts in CAPEX, some investment in Advanced Packaging will continue**
 - **Capacity for 300mm bumping and wafer level packaging is tight (regional shortage)**
 - **Fanout WLP experiencing growing demand**
 - **3D die stacking with through silicon via (TSV) moving from R&D to prototypes**

Materials Market Forecast By Segment





Totals may not add due to rounding.

Growing Importance of Laminate Substrates

- **The SEMI/TechSearch International Global Semiconductor Packaging Material Outlook shows laminate substrates key part of the total market**
 - **Laminate IC packages expected to account for 38% of the total semiconductor packaging material market for 2009**
 - **Includes flip chip substrates, wire bond substrates, and CSP substrates**
 - **Flip chip substrate prices drive the higher dollar value**
- **Laminate substrates account for an increasing number of IC packages**
 - **Microprocessors for personal computers etc.**
 - **Chipsets, ASICs, graphics, and many high performance devices**
 - **DRAM shift leadframe packages (TSOPs) to laminate CSPs (FBGA is reference package for DDR3)**
- **Market continues to grow for laminate substrates**

Flip Chip Growth Drivers


- Flip chip growth for high performance devices
 - Microprocessors
 - ASICs, FPGAs, and DSPs
 - Chipsets and Graphics
- Future flip chip growth in wireless products
 - Driven by form factor and performance
 - Baseband processors moving to flip chip
 - Bottom package in PoP



Source: Chipworks

Source: TPSS.

Solder Bump Pitch Trends



Source: TechSearch International, Inc.

Trends Impacting Laminate Substrates


- **Flip chip IC bump pitch**
 - 170-200 μ m today moving to 150-160 μ m in next generation
 - Cu pillar moving to as fine as 130-150 μ m in 2009-2010
- **Shift to Pb-free bumps**
 - Finer pitch bumps
 - Higher reflow temperatures
- **Introduction of lower-k dielectrics and Pb-free will be challenging**
- **Substrate developments**
 - Higher density, thin core substrates
 - Not much change for design rules this year
- **Substrate finishes**
 - Moving away from Electroless Nickel Gold (ENIG)
 - Adoption of Electroless Nickel, Electroless Palladium Gold (ENEPPG)
 - Copper finish, OSP, immersion Sn, or SOP options

Other Substrate Types


- **Ceramic**
 - High-performance MCMs for mainframes and servers
 - Telecommunications switching
 - Network computing
 - Military and aerospace
- **Thin Film on Silicon or Glass**
 - Introduced for MCMs many years ago
 - Today's volume production includes integrated passives for wireless applications
 - IBM's recent introduction
 - Many research programs looking at silicon substrates

History of Silicon Substrates

- Early developments from AT&T Bell Labs, IBM, Toshiba, NEC, and others
- Large Panel MCM-D Consortium (Glass)
- Thin Film on Silicon Substrates
 - Intel
 - IBM
 - Micro Module Systems (MMS)
 - nChip
 - Many Japanese companies such as Toshiba and NEC




Source: MMS




Source: nChip

Integrated Passives in Silicon Substrates

- Early developments from AT&T Bell Labs and Intarsia
- Thin film process on silicon or glass
 - STMicroelectronics
 - SyChip
 - IPDIA (spin out from NXP)
- Active devices mounted on top of substrate
- Discrete passive devices may also be mounted
- System cost savings
- Smaller form factor



Source: STMicroelectronics



Source: NXP (IPDIA)

Silicon Substrates

- **Advantages**
 - Fine features of less than 20 μ m line and space are possible
 - High density interconnect with small footprint
 - Short connections for high speed digital silicon chip
 - Excellent decoupling and grounding (close to the silicon chip)
 - Can minimize line parasitic capacitance, line length variation, and other issues associated with high-frequency designs
 - Can embedded passives
 - Can do through silicon via (TSV)
- **Disadvantages**
 - Cost
 - Few suppliers


Where Are We with TSV Applications?

- **TSV in high volume production for image sensors**
 - Toshiba's image sensor
- **More than 50 research organizations with active programs**
- **Drivers include severe interconnect delay for high performance devices**
 - Noted in the revised ITRS roadmap
 - Serious interconnect delay for 32nm CMOS technology
 - Bottleneck for higher bandwidth microprocessor with multi-core processing
- **Cost/Performance Trade-off Determines Adoption for Each Application**
- **Issues with TSV expansion**
 - Design partition (floorplanning, routing, power/signal integrity)
 - Thermal integrity
 - Testing options (KGD, yield, test methods)

WLP Trends

- **Major application for WLP driven by mobile phones**
 - Provides smaller, thinner package
 - WLPs found in almost all phones from high-end to low-end handsets
- **Consumer products and other applications**
 - Digital cameras and camcorders
 - Watch modules
 - Laptop computers
 - Medical
 - Automotive
- **WLPs for many device types**
 - WLPs for analog functions, power management, RF, wireless LAN, integrated passives, sound IC
- **New WLP technologies being introduced**
 - Fan-out WLPs
 - Increasing use of TSV in some applications

Casio's WLP Examples



Source: Casio Micronics

Semiconductor Packaging Material Developments

- **Wire bonding**
 - **Shift to copper wire with higher price of gold**
- **Underfill materials**
 - **Majority remains capillary flow**
 - **Interest in mold compound as underfill**
- **WLP dielectrics**
 - **Increased demand for WLPs**
 - **Higher pin counts driving adoption of Fan-out WLP with mold compounds**

Conclusions

- **Advanced packaging continues to drive unit volume growth and revenue growth**
- **Flip Chip Growth**
 - Increasing in unit volumes, FCIP highest growth rate
 - Assembly of flip chip is higher margin business for assembly and packaging industry
- **Portable products increasing use of flip chip and WLP especially wireless applications**
 - Many new packages are under development including fanout WLP
 - Solder bump and copper pillar growth continues
- **WLP growth driven by need for thinner, smaller packages in mobile phones**
 - CAPEX for new lines
 - Capacity for 300mm WLP tight in some regions
- **3D TSV is still a “hot technology”**
 - Many companies moving from research to commercialization
 - Almost 50 organizations identified with 3D TSV activities
 - Cost/performance trade-offs major factor in determining timing
 - Industry working on design software and test issues